ABSTRACT Tunnel field effect transistors (TFETs) have emerged as one of the most promising post-CMOS transistor technologies. In this paper, we: 1) review the perspectives of such devices for low-power high-frequency analog integrated circuit applications (e.g., GHz operation with sub-0.1 mW power consumption); 2) discuss and employ a compact TFET device model in the context of the g m /I d integrated analog circuit design methodology; and 3) compare several proposed TFET technologies for such applications. The advantages of TFETs arise since these devices can operate in the sub-threshold region with larger transconductance-to-current ratio than traditional FETs, which is due to the current turn-on mechanism being interband tunneling rather than thermionic emission. Starting from technology computer-aided design and/or analytical models for Si-FinFETs, graphene nano-ribbon (GNR) TFETs and InAs/GaSb TFETs at the 15-nm gate-length node, as well as InAs double-gate TFETs at the 20-nm gate-length node, we conclude that GNR TFETs might promise larger bandwidths at low-voltage drives due to their high current densities in the sub-threshold region. Based on this analysis and on theoretically predicted properties, GNR TFETs are identified as one of the most attractive field effect transistor technologies proposed-to-date for ultra-low power analog applications.
I. INTRODUCTION
Since its early proposals, the perspectives of Tunnel Field Effect Transistors (TFETs) for low-power digital circuits, have been widely studied [1] . However, the benefits of employing these devices in analog applications, besides the possibility of operating at low V DD voltages, i.e., V DD < 0.1V, due to their sub 60 mV/decade subthreshold slope, have remained largely unexplored until recently [2] . Low power circuit design often requires transistors to operate in the region where they are more efficient as generators of transconductance hence bandwidth, i.e., in the subthreshold region [3] . In this region, a key parameter for analog IC designers is the transconductance-to-drain-current ratio (from herein g m /I d ) [4] , which might be interpreted as a measure of transconductance generation efficiency. In traditional FETs the g m /I d ratio is theoretically limited to values below 38.5 V −1 . This value corresponds to 1/nU t , where n is the subthreshold slope factor, and U t is the thermal voltage. The subthreshold swing SS and the g m /I d ratio are related by [5] :
At room temperature a 60 mV/decade subthreshold swing corresponds to a g m /I d ratio of 38.5 V −1 . Due to the possibility of achieving subthreshold swings below 60 mV/decade [5] , TFETs can outperform traditional FETs in transconductance generation efficiency, promising g m /I d values well above 100 V −1 (i.e., higher transconductance per bias current than traditional FETs). In this work: (i) we review the application of the g m /I d integrated circuit design methodology [4] to circuits containing TFETs in order to predict the performance of these transistors for low power and high-frequency analog applications. In this context is worth mentioning that the g m /I d method has previously been successfully extended to transistor technologies other than traditional FETs, such as Piezoelectric Oxide Semiconductor FETs [6] . Also, (ii) we discuss and employ -in the context of the g m /I d method-a recently proposed compact TFET device model, which is valid in all the device biasing space [7] , [8] . From this model, employing a limit analysis, (iii) we derive a new single-piece analytical expression capable of representing g m /I d as a function of the bias voltage, which can benefit future compact model device representations. As case studies, we consider two circuit topologies: i) a one-stage common-source amplifier, and ii) a two-stage operational transconductance amplifier (OTA) with Miller effect compensation [4] . At the 20-nm channel length node: (a) InAs DG TFET; and at the 15-nm gate length node: (b) GNR nano-ribbon TFET, (c) InAs/GaSb nano-wire TFET, and (d) Si-FinFET are analyzed and compared. We discuss the circuit performance, and, in which way the g m /I d methodology encompasses a number of interrelated circuit features.
Analog IC designers often employ a wide range of well-established methodologies and equations as a guide for highly-efficient optimal circuit design. These methodologies should comprise a broad set of tools like: analytical equations and simplified device models, to guide the designers towards the study of the circuit dynamics and an understanding of its tradeoffs, therefore allowing designers to formulate design criteria to obtain optimum system on-a-chip implementations. Furthermore, design methodologies and design approaches must provide designer-reconfigurability in order to reduce re-engineering efforts when incorporating minor changes to the integrated circuits. Until now, comparisons between different TFET technologies have been addressed in the literature, pointing out their advantages and peculiarities. However, the above mentioned desired design features, have not yet been taken into account. For instance Trivedi et al. [5] analyzed potentials and challenges of implementing ultra-low power analog circuits based on TFETs in the context of an Operational Transconductance Amplifier (OTA) design for implantable biomedical applications. The design and circuit performance were analyzed by using Technology CAD (TCAD). Although the benefits of the subthreshold properties of TFETs were identified and discussed, the design was not implemented by using compact device models and low-power oriented circuit design methodologies as we employ and discuss in this work. Liu et al. [9] discussed the design of an III-V Heterojunction HTFET (HTFET)-based neural amplifier employing a telescopic operational transconductance amplifier (OTA). The design was performed by means of a calibrated Verilog-A device model incorporating electrical noise.
In terms of TFET device models, Zhang and Chan [10] introduced a SPICE model based on a closed-form current representation by means of analytical electrostatic potential solutions. The same group also presented a compact device model in Verilog-A for public use [11] . From a low-power analog circuit-designer perspective, Sensale-Rodriguez et al. [12] introduced the transconductance-to-drain-current ratio (g m /I d ) methodology in the context of TFETs.
This work improves our previous work [12] ; first of all, because we show that the g m /I d method may be used in conjunction with compact device models valid in all the device biasing space, providing thus well-known tools for circuit designers. Secondly, the performance of a wider set of technologies is compared. In addition, we derive for the first time a compact equation that allows to estimate the minimum sub-threshold swing (or maximum g m /I d ) based on a semi-empirical compact physics based model. This article is organized as follows: Section II discusses the g m /I d method. Based on a semi-empirical compact physics based model [7] , [8] , Section III discusses how g m /I d can be continuously estimated as a function of the bias voltage in all the device bias design-space. From a limit-analysis analytical expressions for the minimum sub-threshold swing (or maximum g m /I d ) are estimated. Section IV discusses the design of two circuit topologies: i) a one-stage common-source amplifier, and ii) a two-stage OTA with Miller effect compensation for four TFET device technologies. The g m /I d method is used to i) achieve the circuit design specifications and ii) to assure the selection of the best TFET technology. The article concludes with a brief summary and discussion.
II. g m /I d INTEGRATED CIRCUIT DESIGN METHOD APPLIED TO TFETs
As pointed out in [13] - [15] , established design methodologies and tools as well as compact equations representing the device response in all the biasing design space are often required by analog IC designers as a guide for performing optimal circuit design. Here we discuss the g m /I d method and a compact device-model as some of such tools enabling TFET-based analog circuit design.
The g m /I d method can provide a criterion that assures the selection of the best TFET technologies as well as the most appropriate biasing schemes to achieve a set of desired functional features. Moreover, several design difficulties might be circumvented by employing the g m /I d integrated circuit design methodology. Following, we discuss the peculiarities of TFETs and why this design methodology can be employed for these devices. For this purpose, we recall here a well-known n+(source)/i(channel)/p+(drain) p-TFET structure from the literature. A schematic of the device cross section is depicted in Fig. 1(a) . The pair of energy band diagrams shown in Fig. 1(b) illustrates its operation principle: with zero volts applied between gate and source (dashed lines) the transistor is off, the channel is fully-depleted so that tunneling from source to channel is prohibited. When a negative voltage is applied to the gate (continuous lines) electrons can tunnel from source to channel, which leads to a net drain current. In contrast with traditional FETs, where the turn-on mechanism is thermionic emission and, therefore, the subthreshold swing is limited to > 60 mV/decade, the current turn-on mechanism of TFETs is inter-band tunneling allowing thus subthreshold swing values below 60 mV/decade. To introduce the g m /I d method, the approach we adopt in this work is to use the physics-based compact analytical model developed by Lu et al. [7] , [8] . In accordance with this model, the TFET tunnel drain current is of the form:
where a and b are coefficients that depend on the material properties, and f (.) is a function capable of smoothly connecting the subthreshold and above-threshold operation regions. Moreover, V TW is the tunneling window voltage and ξ is the average electrical field. All of these parameters, with the exception of the coefficients a and b, are dependent on V GS and V DS . This model is very useful because: i) it is given by a continuous equation capable of representing the TFET operation in the subthreshold as well as above-threshold regions; and ii) it uses few adjustable parameters, which are strongly linked to the device-physics, device geometry, and materials structure of the TFET as well as with the device fabrication process (i.e., the model is physics based, but it requires device characterization and parameter fitting). By using this physics-based compact model it is possible to employ the g m /I d methodology to design analog circuits that are based on TFET devices; which is a result of I d being linearly proportional to the TFET width W. In (2) the coefficient a is given by:
where W is the TFET width, t ch is the channel thickness, E G is the semiconductor band gap, and m eff,R is the electron reduced effective mass. One should notice that it is possible to write (2) in a general form as follows:
where ψ(.) expresses the general dependence of current on the bias point voltage (V GS and V DS ). On the other hand:
Then, g m /I d is calculated as follows:
since:
From the above discussion, one can observe that the g m /I d versus I d /W curve can be considered a technology-characteristic as well as a function of V GS and V DS (bias point). For this reason, it is possible to extract this curve from either TFET simulations or from device measurements, and therefore employ the g m /I d method as it is traditionally done for circuit design based on CMOS transistors [4] .
III. TRANSCONDUCTANCE GENERATION EFFICIENCY
In the literature it is often discussed that TFETs can outperform traditional FETs in transconductance generation efficiency, promising g m /I d values well above 100 V −1 . Such affirmation is based either on numerical simulations performed by employing TCAD or on theoretical estimations. Nevertheless, from a circuit-design perspective, it is necessary to: i) have a compact equation, valid in all the transistor operation regions describing how g m /I d depends on bias, and ii) estimate the maximum g m /I d values attainable in each TFET device technology. To perform this, we will continue employing the model developed in [7] and [8] , which is a compact semi-empirical model, because to the best of our knowledge it is the only model proposed so far that is capable of expressing g m /I d in a compact single-piece equation.
This section is then devoted to analytically estimate g m /I d and its maximum value (g m /I d ) MAX , which is calculated from the following limit: where V OFF is the minimum valid gate-source voltage for which the model given by (2) is valid [7] , [8] . The tunnel drain current for V GS > V OFF is given by (2) from where the following expression can be obtained for g m /I d :
The derivatives will be evaluated at a given bias point (V GS , V DS ). From herein, this will not be mentioned anymore in the following discussion in order to avoid overwhelmed notation. Equation (9) results in:
where each function and parameter are technology-specific as mentioned in Section II. In the following subsections, we will calculate all terms in (10) by determining each derivative.
A. FIRST TERM: FUNCTION F (.) AND ITS DERIVATIVE
By using the expression for f (.) given in [7] :
we determine that:
where is an adjustable parameter [7] , [8] . Therefore, the derivative of f (.) can be expressed as follows:
where λ is another adjustable parameter [7] , [8] . After performing the limit when V GS → V OFF , it results that:
B. THRESHOLD TUNNELING WINDOW VOLTAGE V TW AND ITS DERIVATIVE
The tunneling window V TW , is defined as follows [7] , [8] :
where U is the Urbach factor and V TH is the threshold voltage. From (15) it results:
where γ 0 is the parameter that controls the closing velocity of the tunneling window with gate bias and U 0 = nKT/q with n being the subthreshold ideality factor [7] , [8] . On (15) derivation gives:
Moreover, it can be noticed that:
and:
Therefore,
C. AVERAGE ELECTRIC FIELD ξ AND ITS DERIVATIVE
The average electric field model given in [7] and [8] holds:
where the parameters γ 1 and γ 2 are adjustable parameters and ξ 0 is the built-in electric field at the source channel tunnel junction at zero bias. Therefore, its derivative is given by:
D. g m /I d MODEL
Therefore, from (14) , (20) , and (22), we have all the terms required in (10) in order to estimate the (g m /I d ) MAX value as defined by (8) . To do this, for some particular TFET technologies, we will use the parameter values given in [7] , which we list for convenience in Table 1 . As can be noticed in Table 2 , the AlGaSb/InAs technology might deliver larger (g m /I d ) MAX values than the InAs DG technology. Moreover, it is noteworthy observing that GNR-TFET technologies might offer even higher values than these two-technologies. For instance, in [16] it is calculated a subthreshold swing of 0.19 mV/decade for V DS = 0.1V, which, by using (1) 
Such large values have advantages from a circuit design perspective and we will elaborate about this in Section IV.
Since the model is valid for V GS > V OFF , the estimated (g m /I d ) MAX corresponds to the maximum of g m /I d in this voltage range; i.e., the model does not contemplate what happens for V GS < V OFF . However, for most applications, it might not be required to bias the device at such extremely reduced voltages. It should still be noticed that there is a numerical singularity when V TH = V OFF . From this point of view, precise numerical procedures to obtain reliable data in order to fit numerical simulations to models must be developed. Although theoretically TFETs might achieve very large g m /I d values, real constructive physical limitations including gate leakage, thermionic emission over the source-drain built-in potential, and so on, will practically result in lower g m /I d values and this issue should be a topic for intensive further future research.
IV. CIRCUIT DESIGN EXAMPLES
In this section, we analyze the design of two circuit topologies: i) a one-stage common-source amplifier, and ii) a two-stage OTA with Miller effect compensation, using the g m /I d method [4] . This analysis improves our previous work [12] since a wider set of technologies and a wider set of device models are studied. Several proposed TFET technologies are analyzed: at the 20-nm channel length node: (a) InAs DG TFET, and at the 15-nm gate length node: (b) GNR nano-ribbon TFET, (c) InAs/GaSb nano-wire TFET, and (d) Si-FinFET. We compare and discuss the circuit performance and in which way the g m /I d method encompasses a number of interrelated circuit features. Table 3 summarizes the analyzed TFET device geometries and the methods from where its I-V characteristics are obtained. The 15-nm gate length GNR TFETs were simulated employing an analytical method as reported in [16] , with ribbon width of 2 nm, and 0.5 nm equivalent-oxide thickness (EOT). InAs/GaSb nanowire and InAs double-gate TFETs with 15-nm gate length, were simulated using Synopsis TCAD [7] , [12] , and modeled employing the analytical model proposed in [7] and [8] . Fig. 2 shows that, in analogy to traditional FETs, for a fixed V GS , the g m /I d ratio only weakly depends on V DS , i.e., it varies less than 10% for a given I d /W; this allows for the use of the g m /I d design method as in [4] and [18] . Although g m /I d vs. V DS and I d /W is just depicted for the GNR TFET and the InAs DG TFET, the same phenomena was observed in the Si FinFETs as well as in the InAs/GaSb nanowire TFETs. Therefore, V DS will be considered as fixed such that I d depends only on V GS (allowing saturation), unless otherwise noted. In all the following design examples: for a certain GBW (gain-bandwidth product) design target, current consumption will be minimized by using the g m /I d circuit design method.
Shown in Fig. 3 is the g m /I d ratio as function of current per unit width I d /W for the four analyzed transistor technologies. The GNR TFETs provide superior current drive relative to the other TFET technologies due to its intrinsic 1D transport and narrow bandgap [16] . Moreover, Fig. 3 
A. ONE-STAGE COMMON-SOURCE AMPLIFIER
Shown in Fig. 4(a) is the schematic of a one-stage common-source amplifier (common source amplifier with active and capacitive load C L -see [18] ). In this configuration, the current consumption, as a function of the transistor g m /I d , can be expressed as:
where the gain-bandwidth product (GBW) and C L are set by the design requirements, and I d /W and C d0 are functions of g m /I d as shown in Figs. 3 and 4(b) . C d is defined as the capacitance seen from the transistor drain to ground in the absence of load capacitance.
FETs, where C bd is the bulk-to-drain capacitance and approximately equal to C gd0 in TFETs, with C gd0 being the gate-to-drain capacitance per unit width. Note that C gd is added to C bd since the transistor gain is large enough. The circuit current consumption is proportional to the load capacitance as seen in (23). Therefore, although in all the following discussion a 1pF load capacitance will be assumed, the conclusions drawn from our analysis are general enough and independent of the particular choice of load capacitance. Besides scaling linearly with C L , the circuit current consumption depends on g m /I d as seen in (23). To minimize current consumption for a given GBW, the denominator of (23), which is independent of C L , needs to be maximized. Therefore g m /I d should be set, in principle, as high as possible. However, driving the parasitic capacitances requires a certain current consumption for every g m /I d , which increase as g m /I d increases, as shown in Fig. 4(b) . From this point of view, for certain GBW design targets, there is an optimal g m /I d that delivers the minimum circuit current consumption. When comparing the current consumption in one-stage common-source amplifiers, it is observed that for low GBW design targets, e.g., 10 MHz, all the TFET technologies promise lower current consumption than the FinFET as depicted in Fig. 4(c) . This is due to the possibility of biasing TFETs with very large g m /I d above 38.5V −1 . From this point of view, under low GBW constraints, the optimal g m /I d that delivers the minimum circuit current consumption is the largest g m /I d attainable on each technology, and thus the most power efficient technologies are the ones achieving the largest (g m /I d ) MAX . As shown in Fig. 4(c) , the current consumption increases with increasing GBW. For GBW above 10 GHz, the key to minimize current consumption is to employ a technology with high g m /I d while keeping C d0 /(I d /W) as low as possible as dictated by the denominator of (23), and as above discussed. To this end, we plot Fig. 4(b) for the four analyzed transistor technologies; the advantages of the GNR TFET becomes clearly evident. In this case, for a given g m /I d , because of the larger attainable I d /W in the GNR TFET, the second term in the denominator of (23) is the smallest for GNR TFETs even though TFETs tend to have higher C gd0 than conventional FETs [19] . For InAs DG TFETs it is observed in 
2) ratio is <10, and therefore the device becomes strongly non-linear. Design in this region can take advantage of both non-linearity and low current consumption. This can be very useful in applications where proper operation relies on nonlinearity. For instance, in [15] the optimization of a TFET-based differential drive rectifier is presented.
In terms of more complex circuits, a TFET differential folded cascode OTA is presented in [14] to show the benefits of TFETs having a higher g m /I d than traditional FETs. At a given bias current, the DC gain, bandwidth, noise performance and offset improve by increasing the transconductance of the input transistors. Work by Trivedi et al. [13] shows that TFETs can reduce the power of analog amplifiers since the same transconductance as in a MOSFET based designs is achieved at lower powers through a higher g m /I d . In the present work a two-stage OTA with Miller effect compensation is designed by using the g m /I d method.
B. TWO-STAGE OTA WITH MILLER EFFECT COMPENSATION
The two-stage amplifier shown in Fig. 6(a) was analyzed at the 15-nm technology node employing GNR TFETs as well as Si FinFETs. GNR TFETs are chosen over other TFET technologies because of their large subthreshold current densities as previously discussed, but also because they provide similar characteristics for both n-and p-type transistors resulting from the symmetric band structure of graphene, which is desirable for circuit design. This amplifier topology has two poles and a right half plane zero; usual requirements for more than 60 • phase margin (PM) in this circuit are: NDP = ω NDP /GBW = 2.2 and Z = ω Z /GBW = 10, where NDP is the ratio between the frequency of the non-dominant-pole (ω NDP ) and the GBW, and Z is the ratio between the frequency of the zero (ω Z ) and the GBW. In order to determine the amplifier design achieving the minimum current consumption, the synthesis mechanism described in [18] was employed. The current consumption in this circuit is:
where I d1 is the DC current through the transistors at the input differential pair (T 1a , T 1b ), I d2 is the current through the transistor in the output stage (T 2 ), and C m is the Miller compensation capacitance, which is calculated as:
where C 2 = C out + C L is the total output capacitance of the amplifier (C out is the capacitance seen looking from the node V out to ground in the absence of load capacitance), and C 1 is the effective capacitance from the gate of T 2 to the AC ground. From (24) and (25) we observe that the minimum achievable current consumption in a two-stage amplifier with ideal traditional FETs, i.e., the current consumption considering the transistors with zero capacitances and maximum g m /I d , is given by:
Depicted in Fig. 6(b) is the design space exploration for GNR and Si FinFETs for a 30GHz GBW target. For each technology and GBW target, an optimal transistor biasing configuration (i.e., (g m /I d ) 1 , (g m /I d ) 2 pair) exists that leads to minimum current consumption. In the same way as for the one-stage common-source amplifier, although the minimum current scales with C L , this optimal biasing configuration is independent of the value of C L , i.e., it occurs at the same point regardless of the value of C L . Therefore, although in 214 VOLUME 3, NO. 3, MAY 2015 all our discussion a 1pF load capacitance is assumed, the conclusions drawn from our analysis are general enough and independent of the particular choice of load capacitance. For a GBW<30 GHz, the optimal current consumption employing 15-nm-gate GNR TFETs was found to be smaller than both the minimum consumption by the Si FinFETs and the minimum current theoretically achievable by ideal traditional FETs under the same design constraints (Fig. 6(c) ). When setting the GBW requirement to 30GHz, the current consumption employing GNR TFETs was found to be about the minimum theoretically achievable in this circuit if employing ideal traditional FETs; however, for GBW>30GHz the minimum power consumption employing GNR TFETs becomes larger than this limit due to heavy influence of the parasitic capacitances. It is observed that for all the analyzed GBW targets, the current consumption employing GNR TFETs is over 5X smaller than that by optimal designs using same gate-length FinFET technologies which is owed to: i) the possibility of biasing the device at a higher g m /I d , and ii) the superior current drive (I d /W) for a given g m /I d in these devices. When considering the consumption in terms of power, since GNR TFETs allow for 3X lower V DD , the optimal power consumption can be around 15X smaller.
Analysis of the slew rate deserves attention in circuit designs involving transistors biased at high g m /I d . The slew rate (SR) is defined as the minimum between the internal slew rate (SR 1 ) and the external slew rate (SR 2 ) as follows [20] :
where:
At the optimal biasing point, the calculated slew rate for the GNR TFET based OTA is SR = 2.44 V/ns, whereas for the Si-FinFET based OTA is SR = 15.78 V/ns. In this regard, it is worth noticing that SR is inversely proportional to g m /I d as dictated by (28) and (29). However, it is also possible to design the OTA taking into account the slew rate as a design constraint as discussed in [20] .
V. CONCLUSION
Since TFETs can operate in the sub-threshold region with larger g m /I d than traditional FETs, low power analog circuits with lower current consumption can be designed using these transistors. The g m /I d method, inherited from traditional MOSFETs, has been successfully discussed to design a one-stage common-source amplifier and a two-stage OTA with Miller effect compensation. A compact analytical model was discussed and proven to be compatible with the g m /I d method. In particular, an analytical expression for the maximum theoretically achievable value of g m /I d was derived based on the model parameters by performing a limit analysis. Both GNR TFETs and InAs DG TFETs, have a weak dependence of g m /I d on V DS , which can enable circuit designs where transistors are operating at very low bias operating points. Based on the results from applying the g m /I d method, GNR TFETs seem to be very promising among all the field effect transistors proposed to-date for ultra-low power high-frequency analog applications. We conclude that GNR TFETs in general promise large bandwidth at low voltage drive due to their high current density in the subthreshold region.
